

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,724	4 02/28/2002		Moataz A. Mohamed	00CON105P	1708
25700	7590	09/21/2004		EXAM	INER
FARJAMI			TSAI, HENRY		
26522 LA ALAMEDA AVENUE, SUITE 360 MISSION VIEJO, CA 92691			360	ART UNIT	PAPER NUMBER
MISSION	ilijo, ca	1 72071		2183	<u> </u>

DATE MAILED: 09/21/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)	
•	10/085,724	MOHAMED ET AL.	
Office Action Summary	Examiner	Art Unit	
	Henry W.H. Tsai	2183	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perion - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	J. 1.136(a). In no event, however, may a reply be to the statutory minimum of thirty (30) do by will apply and will expire SIX (6) MONTHS frougher, cause the application to become ABANDON	imely filed ays will be considered timely. m the mailing date of this communication. ED (35 U.S.C.§ 133).	
Status			
1) Responsive to communication(s) filed on <u>28</u> 2a) This action is FINAL . 2b) The strict of the practice under the practice u	nis action is non-final. vance except for formal matters, p		
Disposition of Claims			
4)	n from consideration.		
Application Papers			
9) The specification is objected to by the Examination The drawing(s) filed on is/are: a) accept Applicant may not request that any objection to the Replacement drawing sheet(s) including the corrupt The oath or declaration is objected to by the	oted or b) objected to by the Example of b) objected to by the Example of the drawing(s) be held in abeyance. Section is required if the drawing(s) is c	ee 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bure * See the attached detailed Office action for a least of the papplication from the least of the papplication for a least open application for a least open application for a least open action for a least open application from the least open action for a least open	ents have been received. ents have been received in Applica riority documents have been recei eau (PCT Rule 17.2(a)).	ation No ved in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:		

Art Unit: 2183

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-22 are rejected under 35 U.S.C. 102(e) as being anticipated by Van Gageldonk et al. (U.S. Patent Application Publication No. 2002/0042909) (hereafter referred to as Van Gageldonk et al. 909).

Referring to claim 1, Van Gageldonk et al.'909, as claimed, a VLIW processor comprising: first and second register file banks (inside RF1, see Fig. 1), said first register file bank comprising a first plurality of read ports (a portion the output

Art Unit: 2183

ports from RF1, see Fig. 1), and said second register file bank comprising a second plurality of read ports (another portion the output ports from RF1, see Fig. 1); first and second data path blocks (left and right data path blocks UC1 and UC2 connected to RF1, see Fig. 1), said first data path block comprising a first plurality of execution units (ALU1, L/S1, BU1, and MUL1 see Fig. 1), and said second data path block comprising a second plurality of execution units (ALU2, SHU2, and BU2 see Fig. 1); a first plurality of buses (the buses for the inputs and outputs from RF1, see Fig. 1) coupling said first plurality of read ports (a portion of the output ports from RF1, see Fig. 1) to each of said first and second data path blocks (left and right data path blocks UC1 and UC2 connected to RF1, see Fig. 1); a second plurality of buses coupling said second plurality of read ports (another portion the output ports from RF1, see Fig. 1) to each of said first and second data path blocks (left and right data path blocks UC1 and UC2 connected to RF1, see Fig. 1); wherein an operand residing in said first plurality of read ports is concurrently accessed (since UC1 and UC2 share the first register file RF1 see Fig. 1 and paragraph 25, lines 1-3. Note the data bit in a read port of the Van Gageldonk et al. '909's system certainly is concurrently accessed (or shared) by two execution units) by said first plurality of execution units (ALU1, L/S1,

Art Unit: 2183

BU1, and MUL1 see Fig. 1) in said first data path block and by said second plurality of execution units (ALU2, SHU2, and BU2 see Fig. 1) in said second data path block.

Referring to claim 7, Van Gageldonk et al. '909, as claimed, a VLIW processor comprising: a plurality of register file banks (inside RF1, see Fig. 1), each of said plurality of register file banks comprising a respective plurality of read ports (the output ports from RF1, see Fig. 1); a plurality of data path blocks (UC1 and UC2, see Fig. 1), each of said plurality of data path blocks comprising a respective plurality of execution units (UC1 comprising: ALU1, L/S1, BU1, and MUL1; and UC2 comprising: ALU2, SHU2, and BU2 see Fig. 1); a plurality of buses (the buses for the inputs and outputs from RF1, see Fig. 1) coupling said plurality of register file banks to each of said plurality of data path blocks; wherein an operand residing in each of said respective plurality of read ports is concurrently accessed (since UC1 and UC2 share the first register file RF1 see_Fig. 1 and paragraph 25, lines 1-3. Note the data bit in a read port of the Van Gageldonk et al. '909's system certainly is concurrently accessed (or shared) by two execution units) by each of said respective plurality of execution units.

Referring to claim 11, Van Gageldonk et al.'909, as claimed, a VLIW processor comprising: first and second register

Art Unit: 2183

file banks (inside RF1, see Fig. 1), said first register file bank comprising a first plurality of read ports (a portion the output ports from RF1, see Fig. 1), and said second register file bank comprising a second plurality of read ports (another portion the output ports from RF1, see Fig. 1); first and second data path blocks (left and right data path blocks UC1 and UC2 connected to RF1, see Fig. 1), said first data path block comprising a first plurality of execution units (UC1 comprising: ALU1, L/S1, BU1, see Fig. 1), and said second data path block comprising a second plurality of execution units (UC2 comprising: ALU2, SHU2, and BU2, see Fig. 1); a first plurality of buses (the buses for the outputs from RF1, see Fig. 1) coupling said first plurality of read ports to each of said first and second data path blocks; a second plurality of buses (the buses for the outputs from RF1, see Fig. 1) coupling said second plurality of read ports to each of said first and second data path blocks; wherein during a single clock cycle (note as a conventional processor, a read is processed during a single clock cycle in the Van Gageldonk et al. '909's system) an operand residing in one of said first plurality of read ports is accessed by only (this is the situation when only UC1 reads RF1 and UC2 does not read RF1) one of said first plurality of execution units (ALU1, L/S1, BU1, see Fig. 1) in said first data path block (UC1 See Fig. 1).

Application/Control Number: 10/085,724 Art Unit: 2183

Referring to claim 19, Van Gageldonk et al. 909, as claimed, a VLIW processor comprising: a plurality of register file banks (inside RF1, see Fig. 1), each of said plurality of register file banks comprising a respective plurality of read (the output ports from RF1, see Fig. 1); a plurality of data path blocks (left and right data path blocks UC1 and UC2 connected to RF1, see Fig. 1), each of said plurality of data path blocks comprising a respective plurality of execution units (UC1 comprising: ALU1, L/S1, BU1, UC2 comprising: ALU2, SHU2, and BU2, see Fig. 1; a plurality of buses coupling said plurality of register file banks to each of said plurality of data path blocks (the buses for the inputs and outputs from RF1, see Fig. 1); wherein during a single clock cycle (note as a conventional processor, a read is processed during a single clock cycle in the Van Gageldonk et al. '909's system) an operand residing in one of said respective plurality of read ports is accessed by only one (this is the situation when only UC1 reads RF1 and UC2 does not read RF1 or when only UC2 reads RF1 and UC1 does not read RF1) of said respective plurality of execution units.

As to claim 2, Van Gageldonk et al.'909 also discloses: an operand residing in said second plurality of read ports is concurrently accessed (since UC1 and UC2 share the first register file RF1 see Fig. 1 and paragraph 25, lines 1-3. Note the data

Art Unit: 2183

bit in a read port of the Van Gageldonk et al.'909's system

certainly is concurrently accessed (or shared) by two execution

units) by said first plurality of execution units (ALU1, L/S1,

BU1, and MUL1 see Fig. 1) in said first data path block and by

said second plurality of execution units (ALU2, SHU2, and BU2 see

Fig. 1) in said second data path block.

As to claims 3, 8, 15, and 20, Van Gageldonk et al.'909 also discloses: each of said first and second plurality of execution units (ALU1, and MUL1 in UC1; and ALU2 in UC2, see Fig. 1) is selected from the group consisting of an ALU and a multiplier.

As to claims 4, 9, 16, and 21, Van Gageldonk et al.'909 also discloses: said first register file bank (a portion of RF1, see Fig. 1) comprises a first plurality of write ports (see Fig. 1 and paragraph 25, lines 25-29), and wherein said second register file bank (another portion of RF1, see Fig. 1) comprises a second plurality of write ports (see Fig. 1 and paragraph 25, lines 25-29).

As to claims 5, 10, and 17, Van Gageldonk et al.'909 also discloses: a result of an operation performed in said first data path block (<u>UC1</u>, see Fig. 1) is accessed only (<u>this is the situation when only UC1 writes back to RF1 and UC2 is not in write back stage</u>) by said first plurality of write ports without being accessed by said second plurality of write ports.

Art Unit: 2183

As to claims 6, and 18, Van Gageldonk et al.'909 also discloses: a result of an operation performed in said second data path block (UC2, see Fig. 1) is accessed only (this is the situation when only UC2 writes back to RF1 and UC1 is not in write back stage) by said second plurality of write ports without being accessed by said first plurality of write ports.

As to claim 12, Van Gageldonk et al.'909 also discloses: during said single clock cycle an operand residing in one of said first plurality of read ports is accessed by only (this is the situation when only UC2 reads RF1 and UC1 does not read RF1) one of said second plurality of execution units in said second data path block.

As to claim 13, Van Gageldonk et al. '909 also discloses: during said single clock cycle an operand residing in one of said second plurality of read ports is accessed by only one (this is the situation when only UC1 reads RF1 and UC2 does not read RF1) of said first plurality of execution units in said first data path block.

As to claim 14, Van Gageldonk et al.'909 also discloses:
during said single clock cycle an operand residing in one of said
second plurality of read ports is accessed by only (this is the
situation when only UC2 reads RF1 and UC1 does not read RF1) one

Art Unit: 2183

of said second plurality of execution units in said second data path block.

As to claim 22, Van Gageldonk et al.'909 also discloses:

during said single clock cycle an operand residing in one of said

respective plurality of read ports is accessed by only one (this

is the situation when only UC1 reads RF1 and UC2 does not read

RF1 or when only UC2 reads RF1 and UC1 does not read RF1) of said

respective plurality of execution units.

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Devaney et al.'224 discloses: local memory with ownership that is transferable between neighboring processors. When processing multiple scalar instructions, two 32-bit wide instructions may be issued in each clock cycle. Two 32-bit wide data may be read from register file 32 from left data path processor 22 and right data path processor 24, by way of multiplexers 30 and 32. Conversely, 32-bit wide data may be written to register file 32 from left data path processor 22 and right data path processor 24 and processor 25 and left data path processor 26 and 37 and 38 and 39 and 39

Application/Control Number: 10/085,724
Art Unit: 2183

Keckler et al.'939 discloses: multiprocessor coupling system with integrated compile and run time scheduling for parallelism. The processors are grouped in clusters of processors which share register files. Cluster outputs may be stored directly in register files of other clusters through a cluster switch.

White et al.'023 discloses: Superscalar microprocessor including flag operand renaming and forwarding apparatus. The flags are renamed to make possible the earlier execution of branch instructions which depend on flag modifying instructions. If a flag is not yet determined, then a flag tag is associated with the flag storage area in place of that flag until the actual flag value is determined. A flag operand bus and a flag tag bus are provided between the flag storage area and the branching functional unit so that the requested flag or flag tags are provided to instructions which are executed in the branching functional

Contact Information

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (703) 308-7600. The examiner can

Application/Control Number: 10/085,724 Art Unit: 2183

normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner supervisor, Eddie Chan, can be reached on (703) 305-9712. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the TC 2100 receptionist whose telephone number is (703) 305-3900.

5. In order to reduce pendency and avoid potential delays,
Group 2100 is encouraging FAXing of responses to Office actions
directly into the Group at fax number: 703-872-9306.

This practice may be used for filing papers not requiring a fee. It may also be used for filing papers which require a fee by applicants who authorize charges to a PTO deposit account. Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.

HENRY W. H. TSAI

PRIMARY EXAMINER

September 17, 2004